Abstract-A fast design technique for lumped-element multilayered bandpass filters is proposed. With this technique, the difference between multilayered component values and theoretical component values can be quickly estimated and tuned. The design procedure for filters can be obviously simplified, and the efficiency can be improved. This technique is discussed in detail, and mathematic explanation is given. An example is used to show the entire design procedure. The measurement result agrees well with the desired result, which shows the effectiveness of proposed technique.
INTRODUCTION
Multilayered Bandpass Filters (BPFs) are widely used in wireless communication systems for its high performance, low cost and tiny size. However, the design procedure for lumped-element multilayer filter is always complicated because of the complicated structure, parasitic effects, and multiple tuning variables. To simplify the design procedure for filters, many techniques have been proposed. The space mapping technique proposed in [1] uses the efficient coarse model to simplify the design procedure for fine model. Based on this technique, many improvements were made, such as aggressive space mapping technique [2] and explicit knowledge embedded space mapping technique [3] . In [4] , a design method based on hybrid electromagnetic (EM) model is proposed, which does not require formulas or equivalent models. The hybrid EM model is composed of multilayered components and ideal components. By introducing the ideal components, the efficiency of EM simulations can be improved obviously.
In this paper, a design technique for lumped-element multilayered BPFs is proposed to simplify the design procedures for filter. This technique is discussed in detail, and mathematic explanation is given. The proposed technique is based on the relationship between multilayered component values and port impedance. With this technique, the difference between multilayered component values and theoretical component values can be quickly estimated. Then multilayered components can be tuned with a clear target. The entire design procedure for filter is exhibited with an example. The measured result of experimental prototype agrees well with the circuit result, which shows the effectiveness of proposed technique.
DESIGN TECHNIQUE
The proposed technique is based on the relationship between multilayered component values and port impedance. It can be used to design single multilayered component and multilayered networks composed of capacitors and inductors in series. To show the proposed technique, an ideal filter [5] and a corresponding multilayered filter are taken as the examples (Fig. 1) . The ideal filter is a third-order elliptic-function filter.
Layer 3
Layer 2
Layer 1 (Ground) According to the knowledge of microwave network [6] , the ABCD parameters of the ideal filter shown in Fig. 1(a) are
(2)
where
, and C 3 , respectively. The S 21 of this ideal filter is given by
where Z 0 is the port impedance, and its value is 50Ω. Based on this ideal filter, a multilayered filter layout is designed and shown in Fig. 1(b) . There are eight components in this multilayered filter, which makes the design and fine tunings very complex. To simplify the design procedure, we first define a factor k as k = admittance of multilayered component admittance of ideal component (
Namely Multilayered capacitor value = k × theoretical capacitor value (7) Multilayered inductor value = theoretical inductor value / k (8) In this multilayered filter, we design all components with the same k. Because the multilayered component values are unknown, k is unknown. But it is possible to design them with the same k, which will be explained later. As a result, eight design variables degenerate to one, and the ABCD parameters of this multilayered filter can be simplified as
So the S 21 of multilayered filter can be written as
where Z 1 is the tuneable port impedance. A C , B C , C C , and D C are independent from multilayered components. They depend on filter circuit topology and theoretical component values. According to Eq. (13), S 21 of multilayered filter depends on the product of k and port impedance Z 1 . Tuning k or Z 1 has the same influences on S 21M . This feature provides an easy way to design multilayered filter. k is difficult to tune because it is related to all multilayered component dimensions. But Z 1 is very easy to tune with EM simulation software, as the Ansys High Frequency Structure Simulator (HFSS). According to Eqs. (5) and (13), as long as we find a port impedance (noted as Z 1b ) that makes
the value of k can be estimated by
The desired Z 1b should make the response of multilayered filter agrees well with desired response, so we can try different port impedances with EM simulation software and choose the best one.
With the value of k, multilayered components can be tuned with a clear target. For example, if Z 1b = 100Ω, we have k = 0.5. According to Eqs. (7) and (8), k = 0.5 means that every multilayered capacitor value is 50% of its theoretical value while every multilayered inductor value is 200% of its theoretical value. So we should double every multilayered capacitors and halve every multilayered inductor to get the desired response.
About the proposed technique, there are a few points worth mentioning.
To apply the proposed technique, it is necessary to keep the same k for every component in multilayered filter. Otherwise, the expression of S 21 will be very complex, and the proposed technique fails. For multilayered capacitors, according to
the ratio of multilayered capacitor values equals the ratio of their areas. As long as the ratio of their areas equals the ratio of their theoretical values, we may believe that they have the same k. According to Eqs. (6)- (8), k does not influence the resonant frequency of LC resonator. Therefore, for multilayered inductor that is part of LC resonator, we can tune it for desired resonant frequency. For inductor that is not part of LC resonator, we can design it with the proposed technique or with the method in [4] .
In the previous discussion, we take S 21 as the example to show the proposed technique. However, this technique is also valid for S 11 . For example, the S 11 of multilayered filter shown in Fig. 1(b) can be written as
It can be observed that S 11M depends on the product of k and Z 1 , too. With the mathematical induction, it can be proved that the proposed technique can be used to design multilayered filters composed of reactance components in series, as the filter in [4, 7, 8] . With additional circuit transformation or steps, it can be used for more filters, as the filters in [9] [10] [11] [12] . Figure 2 shows a flowchart of proposed technique. Because the port impedance is very easy to tune with EM simulation software, the design procedure can be significantly simplified. The complex tunings are not necessary. EM simulation software takes care of the parasitic effects, so the port impedance that we chose is the best for overall response.
DESIGN EXAMPLE AND DISCUSSION
An elliptic filter based on the circuit shown in Fig. 1(a) is designed, which operates at 800 MHz with 60 MHz 3 dB bandwidth. With the method given in [5] Figure 1(b) shows the proposed physical layout. Due to the limitation of experimental conditions, we choose PCB technology for fabrication. The selected substrate is 1 mm-thickness Rogers 5880, of which the dielectric constant is 2.2. In the proposed layout, C 2 (C 3 ) is designed as a 3-metal-layer vertically-interdigitated-capacitor and placed at layers 2 to 4. C 1 is divided into two shunt capacitors and placed on the top and bottom of the layout, respectively. A via-hole is used to connect them. Inductors are composed of metal strips and via-holes. For L 2 (L 3 ), its metal strip is placed on layer 3. Its via-hole connects the metal strip and the electrode on layers 2 and 4. For L 1 , because its value is relatively small, it is designed as four shunt sub-inductors. To keep the total inductance unchanged, the size of each sub-inductor has to be increased, which is good for fabrication.
According to the flowchart shown in Fig. 2 , the first step is to build 3D components and initial layout. The initial area of C 1 is designed first with the method given in [4] . Based on the initial area of C 1 , C 2 and C 3 are designed with the method in the last section to keep the same k. The initial area of C 1 , C 2 , and C 3 are 1000 mm 2 , 475 mm 2 , and 409 mm 2 , respectively. Inductors are designed for the desired resonant frequencies. The EM simulation result of this initial filter is shown in Fig. 3(a) (terminated with 50Ω ports). Because the initial dimensions are not accurate, EM simulation result does not agree well with circuit result. The parasitic resonances at about 1.7 GHz are caused by the self-resonant of parallel resonant circuits. The second step is to test different port impedances. Fig. 3(a) shows the EM simulation results when port impedances are 70Ω, 90Ω, and 110Ω.
The third step is to choose the best port impedance and calculate k. According to Fig. 3(a) , when port impedance is 90Ω, the EM simulation result agrees well with the circuit result. Therefore, we choose 90Ω as the best port impedance and k = 50/90 = 0.556. This result means that every multilayered capacitor value is only about 55.6% of the theoretical value while every multilayered inductor value is about 180% of the theoretical value.
The fourth step is to tune the filter with k. The areas of C 1 , C 2 , and C 3 are increased to 1800 mm 2 , 854 mm 2 , and 735 mm 2 , respectively. Inductors are decreased to keep the resonant frequencies unchanged. No more tunings are performed. As shown in Fig. 3(b) , the EM simulation result agrees well with the circuit result. Because C 1 is increased, the parasitic resonances decrease to about 1.4 GHz.
The last step is fine tunings. In this step, we fine tune the filter to meet the fabrication requirements. In this example, only a few EM simulations are performed, and most of them are minor tunings. The target of each step is very clear. With the help of k, capacitors are directly tuned without EM simulations. As a result, almost half of the EM simulations are saved in component designs. In the tunings of filter, we treat all components as a whole rather than tuning them one by one. The complex tunings are obviously simplified. Compared to the space mapping technique [1] [2] [3] , no equivalent circuits are used. Compared to the hybrid EM model in [4] , the port impedance that we chose is the best for overall response.
EXPERIMENTAL RESULT
A prototype is fabricated using PCB technology. Its core size is about 4. 
CONCLUSION
A design technique for multilayered lumped-element BPFs is proposed. This technique is based on the relationship between multilayered component values and port impedance. By taking advantage of EM simulation software, the design procedure for this kind of filter can be simplified obviously with the proposed technique. Compared to previous technique, the proposed technique does not require equivalent model or hybrid model. These features make this technique easy to practice. A design example is used to demonstrate the whole design procedure. The measurement result agrees very well with the desired result, which verifies the effectiveness of the proposed technique.
